adplus-dvertising
frame-decoration

Question

If the input to T-flipflop is 100 Hz signal, the final output of the three T-flipflops in cascade is

a.

1000 Hz

b.

500 Hz

c.

333 Hz

d.

12.5 Hz

Posted under Computer Architecture

Answer: (d).12.5 Hz

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. If the input to T-flipflop is 100 Hz signal, the final output of the three T-flipflops in cascade is

Similar Questions

Discover Related MCQs

Q. The device which changes from serial data to parallel data is

Q. A device which converts BCD to Seven Segment is called

Q. The access time of ROM using bipolar transistors is about

Q. The A/D converter whose conversion time is independent of the number of bits is

Q. A 4-bit synchronous counter uses flip-flops with propagation delay times of 15 ns each. The maximum possible time required for change of state will be

Q. Words having 8-bits are to be stored into computer memory. The number of lines required for writing into memory are

Q. In successive-approximation A/D converter, offset voltage equal to 1/2 LSB is added to the D/A converter’s output. This is done to

Q. How many flip flops are required to construct a decade counter

Q. Which TTL logic gate is used for wired ANDing

Q. The MSI chip 7474 is

Q. When the set of input data to an even parity generator is 0111, the output will be

Q. How many flip-flops are required to construct mod 30 counter

Q. The number of control lines for 16 to 1 multiplexer is

Q. The number of control lines for 32 to 1 multiplexer is

Q. The logic 0 level of a CMOS logic device is approximately

Q. How many select lines will a 32:1 multiplexer will have

Q. Which of following consume minimum power?

Q. ABCD - seven segment decoder / driver in connected to an LED display. Which segments are illuminated for the input code DCBA = 0001.

Q. How many flip-flops are required to produce a divide-by-32 device?

Q. A demultiplexer can be used as